## CS152: Computer Systems Architecture SIMD Operations



Sang-Woo Jun Winter 2022



Large amount of material adapted from MIT 6.004, "Computation Structures", Morgan Kaufmann "Computer Organization and Design: The Hardware/Software Interface: RISC-V Edition", and CS 152 Slides by Isaac Scherson

# Flynn taxonomy



Single-Instruction Single-Data (Single-Core Processors)





Multi-Instruction Single-Data (Systolic Arrays,...)



Multi-Instruction Multi-Data (Parallel Processors)

# Modern Processor Topics - Performance

#### □ Transparent Performance Improvements

- Pipelining, Caches
- Superscalar, Out-of-Order, Branch Prediction, Speculation, ...
- $\circ~$  Covered in CS250A and others
- □ Explicit Performance Improvements
  - SIMD extensions, AES extensions, ...
  - 0 ...



# **SIMD** operations

- □ Single ISA instruction performs same computation on multiple data
- Typically implemented with special, wider registers

#### **D** Example operation:

- $\circ~$  Load 32 bytes from memory to special register X
- $\circ~$  Load 32 bytes from memory to special register Y
- $\circ~$  Perform addition between each 4-byte value in X and each 4 byte value in Y

For i in (0 to 7): Z[i] = X[i] + Y[i];

- Store the four results in special register Z
- Store Z to memory
- □ RISC-V SIMD extensions (P) is still being worked on (as of 2021)

## Example: Intel SIMD Extensions

- □ More transistors (Moore's law) but no faster clock, no more ILP...
  - More capabilities per processor has to be explicit!
- □ New instructions, new registers
  - Must be used explicitly by programmer or compiler!
- □ Introduced in phases/groups of functionality
  - SSE SSE4 (1999 –2006)
    - 128 bit width operations
  - AVX, FMA, AVX2, AVX-512 (2008 2019)
    - 256 512 bit width operations
  - $\circ~$  F16C, and more to come?

## Aside: Do I Have SIMD Capabilities?

#### □ less /proc/cpuinfo

flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat p se36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm con stant\_tsc art arch\_perfmon pebs bts rep\_good nopl xtopology nonstop\_tsc cpuid aperfmp erf tsc\_known\_freg pni pclmulgdq dtes64 monitor ds\_cpl vmx est tm2 ssse3 sdbg fma\_cx1 6 xtpr pdcm pcid\_sse4\_1 sse4\_2 x2apic movbe popcnt tsc\_deadline\_timer aes xsave avx f 16c rdrand lahf\_lm abm 3dnowprefetch cpuid\_fault epb invpcid\_single pti ssbd ibrs ibp b stibp tpr\_shadow vnmi flexpriority ept vpid fsgsbase tsc\_adjust bmi1 avx2 smep bmi2 erms invpcid mpx rdseed adx smap clflushopt intel\_pt xsaveopt xsavec xgetbv1 xsaves dtherm ida arat pln pts hwp hwp\_notify hwp\_act\_window hwp\_epp flush\_l1d

# Intel SIMD Registers (AVX-512)



**ZMM31** 

- □ XMM0 XMM15
  - 128-bit registers

o SSE

- □ YMM0 YMM15
  - 256-bit registers
  - $\circ~$  AVX, AVX2
- ZMM0 ZMM31
  - $\circ$  512-bit registers

• AVX-512

# SSE/AVX Data Types

| 25 | 5    | С |
|----|------|---|
|    | YMM0 |   |

|        | flc         | bat |   |   | flc | bat |   |            | flc    | bat |   |   | flc | bat |   |     | flc    | bat     |   |   | float |       | at |       | at     |       | at |   | at |   | at |  | at |  | at |  | at |  | oat |  | oat |  | oat |  | at |  | floa |  | at |  | flc | oat | at |  |
|--------|-------------|-----|---|---|-----|-----|---|------------|--------|-----|---|---|-----|-----|---|-----|--------|---------|---|---|-------|-------|----|-------|--------|-------|----|---|----|---|----|--|----|--|----|--|----|--|-----|--|-----|--|-----|--|----|--|------|--|----|--|-----|-----|----|--|
| double |             |     |   |   |     |     |   |            | double |     |   |   |     |     |   |     | double |         |   |   |       |       |    |       | double |       |    |   |    |   |    |  |    |  |    |  |    |  |     |  |     |  |     |  |    |  |      |  |    |  |     |     |    |  |
|        | int32 int32 |     |   |   |     |     |   | int32 int3 |        |     |   |   |     |     |   | int | :32    | 2 int32 |   |   |       | int32 |    |       |        | int32 |    |   |    |   |    |  |    |  |    |  |    |  |     |  |     |  |     |  |    |  |      |  |    |  |     |     |    |  |
| 1      | .6          | 1   | 6 | 1 | 6   | 1   | 6 | 1          | 6      | 1   | 6 | 1 | 6   | 1   | 6 | 1   | 6      | 1       | 6 | 1 | 6     | 1     | 6  | 16 16 |        |       | 1  | 6 | 16 |   |    |  |    |  |    |  |    |  |     |  |     |  |     |  |    |  |      |  |    |  |     |     |    |  |
| 8      | 8           | 8   | 8 | 8 | 8   | 8   | 8 | 8          | 8      | 8   | 8 | 8 | 8   | 8   | 8 | 8   | 8      | 8       | 8 | 8 | 8     | 8     | 8  | 8     | 8      | 8     | 8  | 8 | 8  | 8 | 8  |  |    |  |    |  |    |  |     |  |     |  |     |  |    |  |      |  |    |  |     |     |    |  |

Operation on 32 8-bit values in one instruction!

# Processor Microarchitectural Effects on Power Efficiency

- □ The majority of power consumption of a CPU is not from the ALU
  - Cache management, data movement, decoding, and other infrastructure
  - $\circ~$  Adding a few more ALUs should not impact power consumption
- Indeed, 4X performance via AVX does not add 4X power consumption
  - From i7 4770K measurements:
  - Idle: 40 W
  - $\circ$  Under load : 117 W
  - $\circ~$  Under AVX load : 128 W



## **Compiler Automatic Vectorization**

In gcc, flags "-O3 –mavx –mavx2" attempts automatic vectorization
 Works pretty well for simple loops

.L2:

```
int a[256], b[256], c[256];
void foo () {
   for (int i=0; i<256; i++) a[i] = b[i] * c[i];
}
```

```
vmovdqa xmm1, XMMWORD PTR b[rax]
add rax, 16
vpmulld xmm0, xmm1, XMMWORD PTR c[rax-16]
vmovaps XMMWORD PTR a[rax-16], xmm0
cmp rax, 1024
jne .L2
```

□ But not for anything complex

○ E.g., naïve bubblesort code not parallelized at all

Generated using GCC explorer: <u>https://gcc.godbolt.org/</u>

## Intel SIMD Intrinsics

□ Use C functions instead of inline assembly to call AVX instructions

□ Compiler manages registers, etc

Intel Intrinsics Guide

- o <a href="https://software.intel.com/sites/landingpage/IntrinsicsGuide">https://software.intel.com/sites/landingpage/IntrinsicsGuide</a>
- $\circ~$  One of my most-visited pages...

e.g., \_\_m256 a, b, c; \_\_m256 d = \_mm256\_fmadd\_ps(a, b, c); // d[i] = a[i]\*b[i]+c[i] for i = 0 ...7

# **Intrinsic Naming Convention**

#### \_mm<width>\_[function]\_[type]

 E.g., \_mm256\_fmadd\_ps : perform fmadd (floating point multiply-add) on 256 bits of packed single-precision floating point values (8 of them)

| Width | Prefix  |
|-------|---------|
| 128   | _mm_    |
| 256   | _mm256_ |
| 512   | _mm512_ |

Not all permutations exist! Check guide

| Туре                    | Postfix                |
|-------------------------|------------------------|
| Single precision        | _ps                    |
| Double precision        | _pd                    |
| Packed signed integer   | _epiNNN (e.g., epi256) |
| Packed unsigned integer | _epuNNN (e.g., epu256) |
| Scalar integer          | _siNNN (e.g., si256)   |

## **Example: Vertical Vector Instructions**

#### □ Add/Subtract/Multiply

- o \_mm256\_add/sub/mul/div\_ps/pd/epi
  - Mul only supported for epi32/epu32/ps/pd
  - Div only supported for ps/pd
  - Consult the guide!
- □ Max/Min/GreaterThan/Equals
- □ Sqrt, Reciprocal, Shift, etc...
- □ FMA (Fused Multiply-Add)
  - (a\*b)+c, -(a\*b)-c, -(a\*b)+c, and other permutations!
  - Consult the guide!



\_\_\_m256 a, b, c; \_\_\_m256 d = \_mm256\_fmadd\_pd(a, b, c);

## **Integer Multiplication Caveat**

- □ Integer multiplication of two N bit values require 2N bits
- □ E.g., \_\_mm256\_mul\_epi32 and \_\_mm256\_mul\_epu32
  - $\circ~$  Only use the lower 4 32 bit values
  - Result has 4 64 bit values
- E.g., \_\_mm256\_mullo\_epi32 and \_\_mm256\_mullo\_epu32
  - Uses all 8 32 bit values
  - Result has 8 truncated 32 bit values
- □ And more options!

# Case Study: Matrix Multiply

 Branch : Boser & Katz,
 "CS61C: Great Ideas In Computer Architecture" Lecture 18 – Parallel Processing – SIMD

## CS152: Computer Systems Architecture GPU Computing Introduction



Sang-Woo Jun Winter 2022



# "The Hardware Lottery"

Sarah Hooker Communications of The ACM, 2021

 Neural networks succeeded in part because they won the hardware lottery
 O GPUs existed, and were great for NN

What other tech are we missing that lost the lottery?



# Graphic Processing – Some History

1990s: Real-time 3D rendering for video games were becoming common
 o Doom, Quake, Descent, ... (Nostalgia!)

□ 3D graphics processing is immensely computation-intensive





#### Texture mapping

Shading

Warren Moore, "Textures and Samplers in Metal," Metal by Example, 2014 Gray Olsen, "CSE 470 Assignment 3 Part 2 - Gourad/Phong Shading," grayolsen.com, 2018

# Graphic Processing – Some History

#### □ Before 3D accelerators (GPUs) were common

CPUs had to do all graphics computation, while maintaining framerate!

 $\circ$   $\,$  Many tricks were played  $\,$ 



Doom (1993) : "Affine texture mapping"

- Linearly maps textures to screen location, disregarding depth
- Doom levels did not have slanted walls or ramps, to hide this

# Graphic Processing – Some History

#### □ Before 3D accelerators (GPUs) were common

CPUs had to do all graphics computation, while maintaining framerate!

Many tricks were played



Quake III arena (1999) : "Fast inverse square root" magic!

```
float Q_rsqrt( float number )
{
    const float x2 = number * 0.5F;
    const float threehalfs = 1.5F;
    union {
      float f;
      uint32_t i;
    } conv = {number}; // member 'f' set to value of 'number'.
    conv.i = 0x5f3759df - ( conv.i >> 1 );
    conv.f *= ( threehalfs - ( x2 * conv.f * conv.f ) );
    return conv.f;
}
```

## Introduction of 3D Accelerator Cards

- Much of 3D processing is short algorithms repeated on a lot of data
   pixels, polygons, textures, ...
- Dedicated accelerators with simple, massively parallel computation





A Diamond Monster 3D, using the Voodoo chipset (1997) (Konstantin Lanzet, Wikipedia)

# General-Purpose Graphic Processing Units (GPGPU)

- Massively parallel architecture created for graphics processing, opened up for general purpose programming
  - Thousands of simple cores with high floating-point processing capability
    - Floating point operations important for graphics processing
  - $\circ~$  Very fast off-chip memory originally used for graphics processing



## Massively Parallel Architecture For Massively Parallel Workloads!

- □ NVIDIA CUDA (Compute Uniform Device Architecture) 2007
  - $\circ$  A way to run custom programs on the massively parallel architecture!
- □ OpenCL specification released 2008
- Both platforms expose synchronous execution of a massive number of threads
  GPU Threads



## Peak Performance vs. CPU



# GPU programming abstraction

□ "SIMT" (Single Instruction Multiple Threads), introduced by NVIDIA

- Simply put: Identical program ("Kernel") executed on multiple threads
- Thread ID is given as a parameter to the program,
   so each thread can perform different work despite identical code
- $\circ~$  Another kernel parameter is "block size", the number of threads to use





GPU Code example

```
__global___void KernelFunction(...) {
    int tid = threadIdx.x;
    int blocksize = ceiling(cnt/blockDim.x);
    for (i = 0; i < blocksize; ++i) {
        int ii = blocksize*tid+i;
        if ( ii < cnt ) C[ii] = A[ii] + B[ii];
    }
}</pre>
```

Thread dimensions given as part of request from host software

# Matrix Multiplication Performance Engineering



Coleman et. al., "Efficient CUDA," 2017

Architecture knowledge is needed (again)



## GPU processor architecture

GPUs have thousands of threads running concurrently at multiple GHz!

#### □ Much simpler processor architecture

- $\circ~$  Dozens of threads scheduled together in a SIMD fashion
- Much simpler microarchitecture (doesn't need to boot Linux!)

#### Much higher power budget

- CPUs try to maintain 100 W power budget (Pentium 4 till now)
- $\circ~$  GPUs regularly exceed 400 W

## GPU processor architecture

#### □ Cores are organized into units of "warps"

- $\circ~$  Threads in a warp share the same Fetch and decode units
- Drastically reduces chip resource usage
  - One reason why GPUs can fit so many cores
- $\circ~$  Basically a warp is one SIMD thread
  - But exposes multithread abstraction to the programmer
- Typically 32 threads per warp for NVIDIA, but may change
  - Warp size information is not part of programming abstraction



Source: Tor Aamodt

## GPU processor architecture

- Each warp hardware can handle many sets of threads
  - Context switch in case of memory access request, to hide memory access latency
- A large block of threads can map across many streaming multiprocessors
  - Thread 0 to 31 map to warp 0,
     Thread 32 to 63 map to warp 1, ...



## Warp scheduling caveats

□ Remember: Threads within a block share the same fetch, decode units

- All threads in a warp are always executing the same instruction
- $\circ~$  What if their execution diverges?
  - e.g., if (tid%2) func1(), else func2()
  - e.g., if (A[tid] < 100) X++, else Y++
- Divergence across warps don't matter
  - Different warps, different fetch+decode
- □ What about intra-warp divergence?

## Warp scheduling caveats

Intra-warp execution divergence incurs "control divergence"

- The warp processor must execute both paths, one after another
  - Whole warp will execute one direction first with some threads suspended, and the other direction with the other threads suspended
- If 32 threads go down 32 different branches, no performance gain with SIMD!

□ Warps have been 32-threads so far, but may change in the future



# GPU memory architecture

Not much on-chip memory per thread

- 1024 Registers per FP32 core
- $\circ$  96 KB Shared memory
- Relatively fast off-chip "global" memory
  - But not fast enough!
  - GDDR5 or HBM2 can deliver up to ~1TB/s
  - Shared across 2048+ threads...
- Pretty much no memory consistency between blocks
  - Once data goes to off-chip main memory, explicit synchronization critical!



# GPU memory architecture

#### □ Remember: A warp has 32 threads

- $\circ$   $\,$  They can all be accessing shared memory at once
  - Difficult to have multiple ports on same memory region
- o Serializing memory access will kill performance
  - Performance will be limited by one shared memory access per thread per cycle
- Organized into banks to distribute access
  - Best performance if all threads in warp access different banks
  - Best performance if all threads access the same back (broadcast)
  - Otherwise, bank conflicts drastically reduce performance



8-way bank conflict 1/8 memory bandwidth

# So what are GPUs good for?

#### Bottlenecks to watch:

- PCIe bandwidth is slow, so communication/computation ratio should be low
- SIMD operations at 32-thread warps, so less branching
  - "Regularly structured" computation
- □ Good example is matrix multiplication
- □ Also, Computing convolutions
  - Deep neural networks became feasible with GPUs!